

Hermetically Sealed, Low I_F, Wide V_{CC}, Logic Gate Optocouplers

Technical Data

HCPL-520x* 5962-88768 HCPL-523x HCPL-623x HCPL-625x 5962-88769

*See matrix for available extensions.

Features

- Dual Marked with Device Part Number and DSCC Standard Microcircuit Drawing
- Manufactured and Tested on a MIL-PRF-38534 Certified Line
- QML-38534, Class H and K
- Four Hermetically Sealed Package Configurations
- Performance Guaranteed over -55°C to +125°C
- Wide V_{CC} Range (4.5 to 20 V)
- 350 ns Maximum Propagation Delay
- CMR: > $10,000 \text{ V/}\mu\text{s}$ Typical
- 1500 Vdc Withstand Test Voltage
- Three State Output Available
- High Radiation Immunity
- HCPL-2200/31 Function Compatibility
- Reliability Data Available
- Compatible with LSTTL, TTL, and CMOS Logic

Applications

- Military and Space
- High Reliability Systems
- Transportation and Life Critical Systems
- High Speed Line Receiver

- Isolated Bus Driver (Single Channel)
- Pulse Transformer Replacement
- Ground Loop Elimination
- Harsh Industrial Environments
- Computer-Peripheral Interfaces

Description

These units are single, dual and quad channel, hermetically sealed optocouplers. The products are capable of operation and storage over the full military temperature range and can be purchased as either standard product or with full MIL-PRF-38534 Class Level H or K testing or from the appropriate DSCC Drawing. All devices are manufactured and tested on a MIL-PRF-38534 certified line and are included in the DSCC Qualified Manufacturers List QML-38534 for Hybrid Microcircuits.

Each channel contains an AlGaAs light emitting diode which is optically coupled to an integrated high gain photon detector. The detector has a threshold with hysteresis which provides differential mode noise immunity and

eliminates the potential for output signal chatter. The detector in the single channel units has a tri-state output stage

Truth Tables

(Positive Logic)

Multichannel Devices


Input	Output
On (H)	Н
Off (L)	L

Single Channel DIP

		_
Input	Enable	Output
On (H)	Н	Z
Off (L)	Н	Z
On (H)	L	Н
Off (L)	L	L

Functional Diagram

Multiple Channel Devices Available



A $0.1~\mu F$ bypass capacitor must be connected between V_{CC} and GND pins.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

which allows for direct connection to data buses. The output is non-inverting. The detector IC has an internal shield that provides a guaranteed common mode transient immunity of up to 10,000 V/µs. Improved power supply rejection eliminates the need for special power supply bypass precautions.

Package styles for these parts are 8 pin DIP through hole (case outline P), 16 pin DIP flat pack (case outline F), and leadless

ceramic chip carrier (case outline 2). Devices may be purchased with a variety of lead bend and plating options, see Selection Guide Table for details. Standard Microcircuit Drawing (SMD) parts are available for each package and lead style.

Because the same electrical die (emitters and detectors) are used for each channel of each device listed in this data sheet, absolute maximum ratings, recommended operating conditions, electrical specifications, and performance characteristics shown in the figures are identical for all parts. Occasional exceptions exist due to package variations and limitations and are as noted. Additionally, the same package assembly processes and materials are used in all devices. These similarities give justification for the use of data obtained from one part to represent other part's performance for die related reliability and certain limited radiation test results.


Selection Guide-Package Styles and Lead Configuration Options

Package	8 Pin DIP	8 Pin DIP	16 Pin Flat Pack	20 Pad LCCC
Lead Style	Through Hole	Through Hole	Unformed Leads	Surface Mount
Channels	1	2	4	2
Common Channel	None	V _{CC} , GND	V_{CC} , GND	None
Wiring				
Agilent Part # & Option	s			
Commercial	HCPL-5200	HCPL-5230	HCPL-6250	HCPL-6230
MIL-PRF-38534, Class H	HCPL-5201	HCPL-5231	HCPL-6251	HCPL-6231
MIL-PRF-38534, Class K	HCPL-520K	HCPL-523K	HCPL-625K	HCPL-623K
Standard Lead Finish	Gold Plate	Gold Plate	Gold Plate	Soldered Pads
Solder Dipped	Option #200	Option #200		
Butt Cut/Gold Plate	Option #100	Option #100		
Gull Wing/Soldered	Option #300	Option #300		
Class H SMD Part #				
Prescript for all below	5962-	5962-	5962-	5962-
Either Gold or Solder	8876801PX	8876901PX	8876903FX	88769022X
Gold Plate	8876801PC	8876901PC	8876903FC	
Solder Dipped	8876801PA	8876901PA		88769022A
Butt Cut/Gold Plate	8876801YC	8876901YC		
Butt Cut/Soldered	8876801YA	8876901YA		
Gull Wing/Soldered	8876801XA	8876901XA		
Class K SMD Part #				
Prescript for all below	5962-	5962-	5962-	5962-
Either Gold or Solder	8876802KPX	8876904KPX	8876906KFX	8876905K2X
Gold Plate	8876802KPC	8876904KPC	8876906KFC	
Solder Dipped	8876802KPA	8876904KPA		8876905K2A
Butt Cut/Gold Plate	8876802KYC	8876904KYC		
Butt Cut/Soldered	8876802KYA	8876904KYA		
Gull Wing/Soldered	8876802KXA	8876904KXA		

Functional Diagrams

8 Pin DIP	8 Pin DIP	16 Pin Flat Pack	20 Pad LCCC
Through Hole	Through Hole	Unformed Leads	Surface Mount
1 Channel	2 Channels	4 Channels	2 Channels
1 Vcc 8 2 Vo 7 3 VE 6 4 GND 5	1 Vcc 8 2 V01 7 3 V02 6 4 GND 5	16 2 VCC 15 3 VO1 14 4 II VO2 13 5 VO3 12 6 VO4 11 7 GND 10 8 9	15 V _{CC2} 19 20 V _{CC2} 13 12 2 2 3 V _{OC} 12 12 12 10 GND ₂ 12


Note: Multichannel DIP and flat pack devices have common V_{CC} and ground. Single channel DIP has an enable pin 6. LCCC (leadless ceramic chip carrier) package has isolated channels with separate V_{CC} and ground connections.



NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

20 Terminal LCCC Surface Mount, 2 Channels

8 Pin DIP Through Hole, 1 and 2 Channel



NOTE: DIMENSIONS IN MILLIMETERS (INCHES). SOLDER THICKNESS 0.127 (0.005) MAX.

NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

Leaded Device Marking

Leadless Device Marking



*QUALIFIED PARTS ONLY

*QUALIFIED PARTS ONLY

Hermetic Optocoupler Options

Option	Description
100	Surface mountable hermetic optocoupler with leads trimmed for butt joint assembly. This option is available on commercial and hi-rel product in 8 pin DIP (see drawings below for details). 4.32 (0.170) MAX. 1.14 (0.045) 1.40 (0.055) 2.29 (0.090) MAX. NOTE: DIMENSIONS IN MILLIMETERS (INCHES).
200	Lead finish is solder dipped rather than gold plated. This option is available on commercial and hi-rel product in 8 pin DIP. DSCC Drawing part numbers contain provisions for lead finish. All leadless chip carrier devices are delivered with solder dipped terminals as a standard feature.
300	Surface mountable hermetic optocoupler with leads cut and bent for gull wing assembly. This option is available on commercial and hi-rel product in 8 pin DIP (see drawings below for details). This option has solder dipped leads. 4.57 (0.180) MAX.
	0.51 (0.020) MIN. 2.29 (0.090) 2.79 (0.110) 0.20 (0.008) 1.40 (0.055) 1.65 (0.065) 0.33 (0.013) 0.33 (0.013) 0.36 (0.380) 9.91 (0.390)
	NOTE: DIMENSIONS IN MILLIMETERS (INCHES).


Absolute Maximum Ratings

Storage Temperature Range, T _S	65℃ to +150℃
Operating Temperature, T _A	-55 °C to $+125$ °C
Case Temperature, T _C	+170℃
Junction Temperature, T _J	+175℃
Lead Solder Temperature	260°C for 10 s
Average Forward Curre, I _{F AVG} (each channel)	8 mA
Peak Input Current, I _{F PK} (each channel)	20 mA ^[1]
Reverse Input Voltage, V _R (each channel)	3 V
Supply Voltage ,V _{CC}	0.0 V min., 20 V max.
Average Output Current, I _O (each channel)	15 mA
Output Voltage, V _O (each channel)	0.3 V min., 20 V max.
Package Power Dissipation, P _d (each channel)	200 mW

Single Channel Product Only

Tri-State Enable Voltage, V_E......-0.3 V min., 20 V max.

8 Pin Ceramic DIP Single Channel Schematic



Note enable pin 6. An external 0.01 μF to 0.1 μF bypass capacitor is recommended between V_{CC} and ground for each package type.

ESD Classification

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Power Supply Voltage	V_{CC}	4.5	20	V
Input Current, High Level, Each Channel	I_{FH}	2	8	mA
Input Voltage, Low Level, Each Channel	V_{FL}	0	0.8	V
Fan Out (TTL Load) Each Channel	N		4	

Single Channel Product Only

High Level Enable Voltage	$V_{\rm EH}$	2.0	20	V
Low Level Enable Voltage	$ m V_{EL}$	0	0.8	V

Electrical Characteristics

 T_A = -55°C to +125°C, 4.5 V \leq $V_{CC} \leq$ 20 V, 2 mA \leq $I_{F(ON)} \leq$ 8 mA, 0 V \leq $V_{F(OFF)} \leq$ 0.8 V, unless otherwise specified.

				Group A ^[11]	Limit						
Para	Parameter		Test Condi	itions	Subgroups	Min.	Тур.*	Max.	Units	Fig.	Notes
Logic Low (Output Voltage	V_{OL}	$I_{OL} = 6.4 \text{ mA} (4 \text{ TTL Loads})$		1, 2, 3			0.5	V	1,3	2
Logic High	Output Voltage	V _{OH}	$I_{OH} = -2.6 \text{ mA}$ (** $V_{OH} = V_{CC} - 2.1$	V)	1, 2, 3	2.4	**		V	2,3	2
			$I_{OH} = -0.32 \text{ mA}$		NA		3.1				
Output Leal	kage Current	I_{OHH}			1, 2, 3			100	μΑ		2
$(V_{OUT} > V_{CO})$			$V_{\rm O} = 20 \text{ V}$ $V_{\rm CC}$					500			
	Single		$V_{\rm CC} = 5.5 \text{ V}$ $V_{\rm F} =$	= 0 V			4.5	6			
Logic Low Supply	Channel	I_{CCL}	$V_{\rm CC} = 20 \text{ V}$ $V_{\rm E} =$	= Don't Care	1, 2, 3		5.3	7.5			
Current Du	Dual Channel	1CCL	$V_{CC} = 5.5 \text{ V}$	$= V_{F2} = 0 V$			9.0	12	mA		
			$V_{\rm CC} = 20 \mathrm{V}$	12			10.6	15			
	Quad		$V_{CC} = 5.5 \text{ V} V_{F1}$				14	24			
	Channel		$V_{CC} = 20 \text{ V}$	$= V_{F4} = 0 V$			17	30			
	Single		$V_{\rm CC} = 5.5 \text{V} I_{\rm F} =$		1.0.0		2.9	4.5			
Logic High Supply	Channel	$I_{\rm CCH}$	$V_{\rm CC} = 20 \text{V}$	= Don't Care	1, 2, 3		3.3	6			
Current	Dual Channel		$V_{\rm CC} = 5.5 \text{ V}$				5.8	9	mA		
	Charmer		$V_{CC} = 20 \text{ V}$ $I_{F1} = I_{F1}$	$I_{CC} = 20 \text{ V}$ $I_{F2} = 8 \text{ mA}$			6.6	12			
	Quad		$V_{\rm CC} = 5.5 \text{ V}$ $I_{\rm F1} =$	= I _{F2} =			9	18			
	Channel		$V_{\rm CC} = 20 \text{ V}$ $I_{\rm F3} =$	$= _4 = 8 \text{ mA}$			11	24			
Logic Low S	Short Circuit	I_{OSL}	$V_{\rm O} = V_{\rm CC} = 5.5 \mathrm{V}$		1, 2, 3	20			mA		2, 3
Output Curi	CIL	TOSL	$\overline{V_{O} = V_{CC} = 20 \text{ V}}$		1, 2, 9	35					2, 5
Logic High	Short Circuit		$V_{CC} = 5.5 \text{ V}$	$I_F = 8 \text{ mA}$				-10	mA		
Output Curr	rent	I_{OSH}	$V_{CC} = 20 \text{ V}$	$V_{\rm O} = { m GND}$	1, 2, 3			-25			2, 3
Input Forwa	ard Voltage	V_{F}	$I_F = 8 \text{ mA}$		1, 2, 3	1.0	1.3	1.8	V	4	2
Input Rever Breakdown		BV_R	$I_R = 10 \mu\text{A}$		1, 2, 3	3			V		2
Input-Outpu Leakage Cu	ıt Insulation rrent	I _{I-O}		$V_{I-O} = 1500 \text{ Vdc}, t = 5s$ RH = 45%, $T_A = 25^{\circ}C$				1.0	μA		4, 5
Logic High Transient Ir	Common Mode nmunity	CM _H	$I_{\rm F}$ = 2 mA, $V_{\rm CM}$ = 50 $V_{\rm P-P}$		9, 10, 11	1000	10,000		V/µs	9	2, 6, 12
Logic Low Common Mode Transient Immunity		$ \mathrm{CM_L} $	$I_{\rm F}=0$ mA, $V_{\rm CM}=$	50 V _{P-P}	9, 10, 11	1000	10,000		V/µs	9	2, 6, 12
Propagation to Logic Lo	n Delay Time w	$ m t_{PHL}$			9, 10, 11		173	350	ns	5, 6	2, 7
Propagation to Logic Hig	n Delay Time gh	$t_{\rm PLH}$			9, 10, 11		118	350	ns	5, 6	2, 7

Electrical Characteristics Single Channel Product Only

 $\begin{array}{l} T_{A} = \text{-}55 \, ^{\circ}\!\! \text{C to } + 125 \, ^{\circ}\!\! \text{C}, \ 4.5 \ \text{V} \leq \ \text{V}_{CC} \leq \ 20 \ \text{V}, \ 2 \ \text{mA} \leq \ I_{F \ (ON)} \leq \ 8 \ \text{mA}, \ 0 \ \text{V} \leq \ \text{V}_{F \ (OFF)} \leq \ 0.8 \ \text{V}, \ 2.0 \ \text{V} \\ \leq \ V_{EH} \leq \ 20 \ \text{V}, \ 0 \ \text{V} \leq \ V_{EL} \leq \ 0.8 \ \text{V}, \ \text{unless otherwise specified}. \end{array}$

Parameter	Sym.	Test Condit	tions	Group A ^[11] Subgroups	Min.	Limits Typ.*	Max.	Units	Fig.	Notes
High Impedance State Output Current	I_{OZL}	$\begin{vmatrix} V_{\rm O} = 0.4 \text{ V} & V_{\rm E} \\ V_{\rm F} & V_{\rm F} \end{vmatrix}$	$E_{\rm EN} = 2 \text{ V},$ $E_{\rm F} = 0 \text{ V}$	1, 2, 3			-20	μА		
		$V_{O} = 2.4 \text{ V}$	EN = 2 V				20	μA		
	I_{OZH}	$V_{\rm O} = 5.5 \text{ V}$ $I_{\rm F}$	= 8 mA	1, 2, 3			100			
		$V_0 = 20 \text{ V}$					500			
Logic High Enable Voltage	$V_{\rm EH}$			1, 2, 3	2.0			V		
Logic Low Enable Voltage	$V_{\rm EL}$			1, 2, 3			0.8	V		
Logic High Enable		$V_{\rm EN} = 2.7 \text{ V}$					20	μΑ		
Current	I_{EH}	$V_{\rm EN} = 5.5 \text{ V}$		1, 2, 3			100			
		$V_{EN} = 20 \text{ V}$				0.004	250			
Logic Low Enable Current	I_{EL}	$V_{\rm EN} = 0.4 \text{ V}$		1, 2, 3			-0.32	mA		

^{*}All typical values are at V_{CC} = 5 V, T_A = 25°C, $I_{F(ON)}$ = 5 mA unless otherwise specified.

Typical Characteristics

All typical values are at $T_A = 25$ °C, $V_{CC} = 5$ V, $I_{F(ON)} = 5$ mA unless otherwise specified.

Parameter	Symbol	Тур.	Units	Test Conditions	Fig.	Notes
Input Current Hysteresis	I _{HYS}	0.07	mA	$V_{CC} = 5 \text{ V}$	3	2
Input Diode Temperature Coefficient	$\frac{\Delta V_{F}}{\Delta T_{A}}$	-1.25	mV/°C	$I_F = 8 \text{ mA}$		2
Resistance (Input-Output)	R _{I-O}	10^{13}	Ω	$V_{\text{I-O}} = 500 \text{ Vdc}$		2, 8
Capacitance (Input-Output)	C _{I-O}	2.0	pF	f = 1 MHz		2, 8
Input Capacitance	C_{IN}	20	pF	$V_F = 0 V, f = 1 MHz$		2, 10
Output Rise Time (10-90%)	t_{r}	45	ns		5, 7	2
Output Fall Time (90-10%)	t_{f}	10	ns		5, 7	2

Typical Characteristics (cont'd.)

All typical values are at $T_A = 25$ °C, $V_{CC} = 5$ V, $I_{F(ON)} = 5$ mA, unless otherwise specified.

Single Channel Product Only

· ·						
Parameter	Symbol	Тур.	Units	Test Conditions	Fig.	Notes
Output Enable Time to Logic High	$t_{\rm PZH}$	30	ns		8	
Output Enable Time to Logic Low	${ m t_{PZL}}$	30	ns		8	
Output Disable Time from Logic High	t_{PHZ}	45	ns		8	
Output Disable Time from Logic Low	${ m t_{PLZ}}$	55	ns		8	

Dual and Quad Channel Products Only

Input-Input Insulation Leakage Current	I_{I-I}	0.5	nA	$RH = 45\%, T_A = 25$ °C, $V_{I-I} = 500 \text{ V}, t = 5 \text{ s}$	9
Resistance (Input-Input)	$R_{\text{I-I}}$	10^{13}	Ω	$V_{I-I} = 500 \text{ V}$	9
Capacitance (Input-Input)	$\mathrm{C}_{ ext{I-I}}$	1.5	pF	f = 1 MH	9

Notes:

- 1. Peak Forward Input Current pulse width < 50 µs at 1 KHz maximum repetition rate.
- 2. Each channel of a multichannel device.
- 3. Duration of output short circuit time not to exceed 10 ms.
- 4. All devices are considered two-terminal devices: measured between all input leads or terminals shorted together and all output leads or terminals shorted together.
- 5. This is a momentary withstand test, not an operating condition.
- 6. CM, is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state (V₀
- 6. CM_L is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic high state (V₀ > 2.0 V).
 7. t_{PHL} propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3 V point on the leading edge of the output pulse. The t_{PLH} propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3 V point on the trailing edge of the output pulse.
- 8. Measured between each input pair shorted together and all output connections for that channel shorted together.
- 9. Measured between adjacent input pairs shorted together for each multichannel device.
- 10. Zero-bias capacitance measured between the LED anode and cathode.
- 11. Standard parts receive 100% testing at 25°C (Subgroups 1 and 9). SMD, Class H and Class K parts receive 100% testing at 25, 125, and -55°C (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).
- 12. Parameters are tested as part of device initial characterization and after design and process changes. Parameters guaranteed to limits specified for all lots not specifically tested.




Figure 1. Typical Logic Low Output Voltage vs. Temperature.




Figure 2. Typical Logic High Output Current vs. Temperature.




Figure 3. Output Voltage vs. Forward Input Current.




Figure 4. Typical Diode Input Forward Characteristic.





Figure 5. Test Circuit for $t_{_{PLH}},\,t_{_{PHL}},\,t_{_{r}},$ and $t_{_{f}}$






Figure 6. Typical Propagation Delay vs. Temperature.




Figure 7. Typical Rise, Fall Time vs. Temperature.




Figure 8. Test Circuit for $t_{\mbox{\tiny PHZ}},\,t_{\mbox{\tiny PZH}},\,t_{\mbox{\tiny PLZ}},\,\mbox{and}\,\,t_{\mbox{\tiny PZL}}.$




Figure 9. Test Circuit for Common Mode Transient Immunity and Typical Waveforms.




Figure 10. LSTTL to CMOS Interface Circuit.

Figure 11. Recommended LED Drive Circuit.




Figure 12. Series LED Drive with Open Collector Gate (4.02 $k\Omega$ Resistor Shunts $I_{\rm OH}$ from the LED).





Figure 13. Recommended LSTTL to LSTTL Circuit.



*ALL CHANNELS TESTED SIMULTANEOUSLY.

Figure 14. Single Channel Operating Circuit for Burn-in and Steady State Life Tests.



MIL-PRF-38534 Class H, Class K, and DSCC SMD Test Program

Agilent's Hi-Rel Optocouplers are in compliance with MIL-PRF-38534 Classes H and K. Class H and Class K devices are also in compliance with DSCC drawings 5962-88768 and 5962-88769.

Testing consists of 100% screening and quality conformance inspection to MIL-PRF-38534.